picorio_doc Documentation

Release 0.0.1

fuzexin

CONTENTS:

1	Gene	eral Documentation
		Introduction
	1.2	Project Roadmap
	1.3	FAQ
2	Hard	lware Projects
	2.1	Pygmy_ES1Y Board
	2.2	RRV64
	2.3	Cache
	2.4	Contributing
3	Softv	ware Projects 25
	3.1	ware Projects 25 Firmware
		V8-RISCV

CHAPTER

ONE

GENERAL DOCUMENTATION

1.1 Introduction

1.1.1 What is PicoRio

PicoRio is an open-source project stewarded by the RISC-V International Open Source (RIOS) laboratory, a nonprofit research lab at Tsinghua-Berkeley Shenzhen Institute (TBSI). The RIOS Lab focuses on elevating the RISC-V software and hardware ecosystem collaboratively with both academia and industry. In PicoRio, we create an open, affordable, Linux-capable RISC-V hardware platform to help software developers port modern applications that require Javascript or GPUs. PicoRio will build upon high-quality IPs and software components contributed by experts from industry and academia. PicoRio is not proprietary to any specific vendor or platform, and will have complete documentation that can help users build high-quality products in a short amount of time.

1.1.2 Motivation

A system is more than processors

- Large cost to license other IPs in SoC: cache, interconnects, graphics, camera ISP, etc
- An attractive open-source platform to experiment new hardware ideas
- Full-system support is indispensable to security and trusted executions.
- RISC-V hardware extensions: JIT runtime, vectorization, etc

The community lacks affordable RISC-V hardware platforms that is capable of executing diverse softwares

- Few low-cost, software-capable boards for the long tail of developers
- Developers won't spend \$1000 for a new hardware just for software development

1.1.3 Highlights

- Independently Maintained: The RIOS Lab is an independent nonprofit organization that governs the architecture development, ensures compliance, and will publish the design. The RIOS Lab will be the gatekeeper for both hardware and software, from SoC and firmware/drivers to high-level software and documentation. PicoRio will be vendor agnostic and non-proprietary. The RIOS Lab will work with academic and commercial organizations that will commit to its expansion and volume manufacturing.
- Open Source: PicoRio will open source as many components as possible, including the CPU and main SoC design, chip package, board design files, device drivers, and firmware. The exceptions are foundry related IPs (e.g., TSMC SRAM configurations), commercial high-speed interfaces, and complex commercial IP blocks

like GPU. Nevertheless, our goal is to reduce the commercial closed source IPs for each successive release of PicoRio, with the long term goal of having a version that is as open as possible.

- **High-Quality IPs**: A major goal of the RIOS lab is developing open source, hardware IPs with industrial quality to boost the growth of RISC-V ecosystem and compete with those of existing, proprietary ISAs. Thus, PicoRio aims at a high-quality silicon release using open-source IPs. Such IPs will have gone through rigorous tapeout verifications that meet industry quality. The openness of PicoRio will not come at the cost of lower quality IP blocks. In addition, we will open source our verification process, which can further enhance transparency and trustworthiness.
- Modern Software Stack Support: PicoRio utilizes a heterogeneous multicore architecture and it is Linux-capable (RV64GC). We also designed PicoRio hardware to run modern managed languages such as JavaScript/WebAssembly as well as graphical applications like the Chrome web browser. In the RIOS Lab, PicoRio is also the hardware platform for several other open-source software projects, such as the RISC-V ports for the V8 Javascript engine and the Chromium OS.
- Low-Power and Low-Cost: The target metrics of PicoRio are low power dissipation and cost, which is a perfect match to the target of RISC-V system design.

1.2 Project Roadmap

1.2.1 Three Phases of the PicoRio Development

We aim to incrementally improve PicoRio with each new release. We divide the development of PicoRio into three phases:

- First Phase (PicoRio 1.0): We include a basic 64-bit quad-core cache-coherent design (RV64GC) that runs full Linux. We have already booted a Chromium OS kernel in command line mode. A standalone version of Chrome V8 Javascript engine will run directly on the kernel. We expect an early beta release late this year. This "headless" version of PicoRio should be fine for software development.
- Second Phase (PicoRio 2.0): In addition to the hardware improvement of the PicoRio v1.0, we are working with ImaginationTM to include a complete display pipeline (including a GPU) with video encode/decode capabilities to run graphics intensive applications like web browsers.
- Third Phase (PicoRio 3.0): Building upon the v2.0 hardware, we plan to further improve the CPU performance to bring PicoRio to the level of a pad computer or laptop.

1.3 **FAQ**

1.3.1 How is PicoRio compared to Raspberry Pi?

Inspired by the Raspberry Pi, we propose the PicoRio project, whose goal is to produce RISC-V based small-board computers at an affordable price point. PicoRio has differences in the following aspects:


- Open Source: Unlike Raspberry Pi, which uses proprietary Broadcom SoCs, PicoRio will open source as many components as possible, including the CPU and main SoC design, chip package and board design files, device drivers, and firmware. Nevertheless, our goal is to reduce the commercial closed source IPs for each successive release of PicoRio, with the long term goal of having a version that is as open as practical.
- Low-Power and Low-Cost: The target metrics of PicoRio are long battery life and low cost, which is a better match to RISC-V today, instead of high performance and large memory. In contrast, Raspberry Pi uses more power hungry ARM processors. For example, the idle power consumption has risen from 0.4 Watts to 2.7 Watts in the latest version of Raspberry Pi.

HARDWARE PROJECTS

This section describes the specification of PicoRio hardware components. We have grouped all the components into 4 general classes according to their respective functionalities. The development status is also listed.


2.1 Pygmy_ES1Y Board


2.1.1 Pygmy_ES1Y chip Introduction





FCCSP (Flip Chip Chip Scale PORTAckage)
Cross section view








Top View

Bottom View


2.1.2 Pygmy_ES1Y EVB Hardware


Pygmy_ES1Y EVB Hardware configuration



Pygmy_ES1Y EVB expansion port

Pygmy_es1y EVB expansion port 3.3V level Pygmy-e EVB Hardware expansion & debug port pin header pitch 2.54mm **Function** Description Designator JTAG J19 Debug TEST-IO J18 SPIM0 & 12C0 J17 **UART1 & UART2** J16 QSPI J15 **Expansion port** SPIS(SPI slave) & RESET & WAKEUP J21 expansion port1 40pin(silk IOXX mean SHARED IO num) J28 expansion port2 40pin(silk IOXX mean SHARED IO num) J29





Expansion port1 J28 40pin GPIOs Define

Expansion port2 J29 40pin GPIOs Define

2.1.3 Pygmy ES1Y share IO (multifunction)

2.1.4 How to use EVB?

Pygmy ES1Y EVB boot configuration

Pygmy_ES1Y EVB interface switch

Pygmy ES1Y EVB debug

2.2 RRV64

2.2.1 Overview

RRV64 is a 64-bit RISC-V Core designed for embedded applications. It has a 5 stage in-order pipeline and multi-level cache system including L1 and L2 I/D caches. RRV64 supports RV64IMAC instruction sets, Sv39 Virtual Address format, legal combinations of privilege modes in conjunction with Physical Memory Protection (PMP). It is capable of running a full-featured operating system like Linux. The core is compatible with all applicable RISC-V standards.

RRV64 is designed to be feature a very flexible memory system that includes L1 caches, L2 caches, bus interfaces, and memory maps that provide a lot of flexibility for SoC integration.

2.2. RRV64 5


Num	IO default	Left-upper corner pin1	Num	IO default
1	3V3	3V3 5V	2	3V3
3	I2C1_SDA	; <u>•</u> 2	4	3V3
5	I2C1_CLK	50 00 00 00 00 00 00 00 00 00 00 00 00 0	6	GND
7	UARTO_CTS		8	UARTO_TX
9	GND	e 103	10	UARTO_RX
11	UARTO_RTS	101 1024	12	PORTA8
13	UART3_RX	, 00 d 2 l	14	GND
15	UART3_TX	10[5 104	16	BOOT_FSM
17	3V3	3v3 [05 •[18	BOOT_FLASH
19	spim1_mosi	, 80 to 6	20	GND
21	spim1_miso	1020	22	PORTA4
23	spim1_sclk_out	109	24	spim1_ss
25	GND	G	26	PORTA7
27	I2C2_SDA	1018	28	I2C2_SCL
29	PORTA5	1055 to 1065 to 1066	30	GND
31	PORTA6	6 6 6	32	PORTA9
33	PORTA10	1029	34	GND
35	PORTA11	1028 1030	36	PORTA13
37	PORTA12	0 39 1031 2	38	PORTA14
39	GND	G 40 0	40	PORTA15

Num	IO default	Left-upper corner pin1	Num	IO default
1	3V3	2	2	3V3
3	PORTA16	3∨3 ▶	4	3V3
5	PORTA17	6 <u> </u>	6	GND
7	PORTA18	10336	8	NC
9	GND	I 0.34	10	NC
11	PORTA19	1035	12	NC
13	PORTA20	1036	14	GND
15	PORTA21	1037	16	NC
17	3V3	3V3 📥 📥	18	NC
19	PORTA22	1038 G	20	GND
21	PORTA23	1039	22	NC
23	PORTA24	1040	24	NC
25	GND	6	26	NC
27	PORTA25	1041	28	NC
29	PORTA26	1042	30	GND
31	PORTA27	1044	32	NC
33	PORTA28	1045	34	GND
35	PORTA29	IO45	36	NC
37	PORTA30	G	38	NC
39	GND	39 IO47	40	PORTA31



Pygmy_es1y EVB boot configuration


- BOOT MODE
- ◆ Boot from SPIS
- ◆ Boot from SPIM Flash
- ◆ Boot from test io
- ◆ Boot from JTAG(Not use now)




Boot mode	configuration		
BOOT1 BOOT_FROM_FLASH	BOOT0 BOOT_FSM_MODE	Boot mode	Aliasing
X	X	TEST-IO/JTAG	
0(on)	1(off)	SPIS	Enable bootup from SPIS(spi slave)
1(off)	0(on)	SPIM	Enable bootup from spi flash

2.2. RRV64 7

- BOOT MODE SWITCH Seting
- ◆ Boot from SPIS
- ◆ Boot from SPIM Flash




- Boot from SPIS Seting(if used)
- ◆ (use onboard microusb->spi dongle)



Pygmy_es1y EVB Interface Switch

	Interface Swite	ch Seting(SW11)	
EN	SEL	DIR	Level
ON	ON	FMC	1V8
ON	OFF	PIN Header	3V3



Pygmy_es1y EVB debug---UART1

- Please refer to "Pygmy_es1y EVB Hardware configuration"
- ◆ Use Microusb->UART1

Pygmy_es1y EVB debug---TEST_IO

- Please refer to "Pygmy_es1y EVB Hardware configuration"
- ◆ Need connect TEST_IO and RESET to FPGA or debug dongle.
- TEST_IO_CLK
- TEST_IO_DATA
- TEST_IO_EN
- RESET(for remote debug)

2.2. RRV64 9




Fig. 1: Fig. 1 Core Overview

Fig. 1 illustrates a simplified RRV64 pipeline

2.2.2 Repository Organization

The following shows the main folders in RRV64 repository and their usage:

```
I-rtl
                       --RRV64 RTL description using SystemVerilog code
                       --Macro and parameter definition files
   -common
    -lib
                       --Components used in RRV64, such as FIFO, RAM, etc
   Lrrv64
                       --RRV64 Core
 -tb
                       --Benchmarks, testbenchs and Makefile for simulation
  -rrv64
                       -- The testbench of the top-level module for simulation
   -perfect_mem_model --The testbench of an ideal L2Cache
   -test_program
                       --Benchmarks for testing the CPU
     ∟benchmarks
```

2.2.3 Getting Started

Get the Source Code

You can clone the source code of RRV64 along with its simulator using git:

```
$ git clone https://gitlab.com/picorio/rrv64.git
```

Prerequisites

Several tools are needed to build the project.

1. Verilator: SystemVerilog Translator and simulator

On Ubuntu, executing the following command should suffice:

```
$ sudo apt-get install verilator
```

For other OS, you can install Verilator with Git. See here for more information.

2. Gtkwave: Wave viewer

To make use of Verilator waveform tracing, you will need to have GTKwave installed.

3. RISC-V GNU Compiler Toolchain

- Choose Newlib for installation.
- For RRV64, the configuration should be: ./configure --prefix=/opt/riscv --with-arch=rv64gc --with-abi=lp64d
- To add \$PATH into PATH, If you choose, say, /opt/riscv as prefix:

```
$ vim ~/.bashrc
```

append export PATH=\$PATH:/opt/riscv/bin into .bashrc file, then save & exit, then

```
$ source ~/.bashrc
```

Compile & Run simulation

With VCS

To compile RRV64 with VCS

```
$ cd rrv64/tb
$ make vcs
```

And then it will be compiled by VCS, to run the simulation

```
$ make vcs_run
```

The default program to be executed is Dhrystone

2.2. RRV64 11

With Verilator

Verilator is an open-source simulator, it provides verilog/systemverilog compilation function similar to VCS.

• Build RRV64 and run program with RRV64 in Verilator

```
$ cd rrv64/tb
$ make ver
```

And then it will be compiled by Verilator, to run the simulation

```
$ make ver_run
```

The Dhrystone program is executed by default. You will see the execution result of Dhrystone in about one minute.

• To change the program running in the RRV64 processor, edit the file rrv64/tb/rrv64/top.sv, input the path to the binary file you want to execute.

Check the Waveform file

With the argument +trace after ./Vtestbench, the program will produce a waveform file with suffix .vcd in the folder logs under its corresponding folder prefixed with sim_.

To check the waveform file, we use Gtkwave, say the .vcd file named vlt_dump.vcd:

```
$ gtkwave vlt_dump.vcd
```

2.2.4 Core design

Fetch

Instruction Fetch (rrv64_fetch) is the first pipeline stage in RRV64. This block is responsible for initiating requests for instruction data by sending requests to the instruction buffer and loop buffer. If one of the two buffers hits, the instruction data will be available in the next cycle. Otherwise, the instruction buffer will send a request to I-Cache to obtain the instruction data. Such process will take several cycles of delay. The IF module is also responsible for generating the address of the next instruction. It receives PC requests from other pipeline stages and arbitrates using a fixed priority scheme. The modules that act as PC sources are listed below, from the highest priority to the lowest.

rrv64_csr: Sends PC on exceptions, interrupts and trap return instructions.

rrv64_execute: Sends PC when a branch instruction taken.

rrv_mem_access: Sends PC when completing a fence.i instruction and when some of CSR registers have been modified. For fences, the PC request is delayed until all fetches before the fence instruction are completed and I-Cache is flushed. This is in case of any self-modifying code. For CSR modifications, delaying the PC request ensures that the CSR operation will use the correct values.

rrv_fetch: Sends PC for the normal case (next PC=PC+4 or PC+2 for compressed instructions), immediate jumps and register jumps.

Interfaces

if2ic/ic2if: These interfaces are used for sending PC fetch requests from IF to instruction buffer and loop buffer. This interface uses an enable signal to send requests. This enable signal is held high until a response is received. There are 2 signals in if2ic interface:

- 1. pc: The address of the requested instruction.
- 2. valid: If this request is valid.

On the response side (ic2if), the main signals are:

- 1. inst/rvc_inst: The instruction data.
- 2. valid: Whether this response is valid.
- 3. is rvc: Whether the instruction is RVC or not.
- 4. excp_cause: Contains the exception cause of the instruction, if any.
- 5. excp_valid: Whether this instruction was found to have an exception.

if2id: This interface contains all the data that is passed from IF to ID. It works using a valid/ready handshake. There are 2 signals in this interface.

- 1. inst: The instruction data.
- 2. pc: The PC of the instruction.

cs2if_npc/ma2if_npc/ex2if_npc/id2if_npc: These interfaces are used for sending PC redirection request to IF. They work using a valid/ready handshake. There are 2 signals in these interfaces.

- 1. pc: The new value of the PC register.
- 2. valid: Whether the request is valid.

Decode

Decode (ID) is the second stage in RRV64's pipeline. It receives instruction data from the IF stage and hold it if necessary, expands C-extension instructions, decodes instruction data to set the control signals, and sends read requests to the regfile. When encountering an illegal instruction, the decoder will generate an exception signal, which will be handled when the current instruction reaches the MA stage.

The RRV64 implements the standard compressed extension to the RISC-V architecture, which allows for 16-bit, in addition to the normal 32-bit instruction size. To handle this new size of instructions, ID contains a submodule that takes the 16-bit instructions and expand it to its 32-bit equivalent. This module acts as the first layer of decoding.

After ID has the final instruction data, either the expanded compressed instruction, or the initial instruction data, it will begin to decode the instruction to determine how to set the control signals that will be used throughout the pipeline. In the RTL, you can find a case statement that will call different functions depending on the instruction's opcode, funct7 field, funct5 field, etc. These functions will output the appropriate control signals. If the instruction needs to read the register, ID will asynchronously read the registers in rrv64_regfile (IRF). Since IRF doesn't contain a real entry for x0, ID will instead substitute this read with a hardwired 0 signal.

If ID decodes its current instruction as a JAL instruction, it will calculate the destination address and send a redirect request to the IF stage. If it is a fence_i, mret, or a csr operation on the PMP related registers, the ID will stall the IF stage until the instruction is retired.

There is a Regfile Scoreboard in this stage. Its purpose is to track which registers still have pending writes. This is used to resolve data hazards. When ID decodes that its instruction will eventually write to the regfile, it indexes into the scoreboard using rd (the index of the destination register) and marks that entry, to signal that there is a pending write, and thus a possible data hazard. When that instruction eventually writes to the regfile, that scoreboard entry is

2.2. RRV64 13

cleared. If ID has an instruction and with one, or both, of its source registers indicating pending writes, it will use the data pushed forward from EX stage or wait for the data retrieved from the memory.

Interfaces

id2irf: This interface is for requesting the data in the IRF. There are 4 signals.

- 1. rs1 addr: The address of source register 1.
- 2. rs2_addr: The address of source register 2.
- 3. rs1_re: Control signal. High when read to rs1_addr is valid.
- 4. rs2_re: Control signal. High when read to rs2_addr is valid.

id2ex: This interface contains all the data passed from ID to EX. It works on a valid/ready handshake. There are 6 signals in this interface.

- 1. pc: The PC of the instruction.
- 2. inst: The instruction data.
- 3. rs1_addr: The address of source register 1.
- 4. rs2_addr: The address of source register 2.
- 5. is_rvc: Signals whether this instruction is RVC, used to calculate npc in EX and MA stage, if needed.

ex2id_bps/ma2id_bps: These interfaces are used for data forwarding: send the execution result of the EX/MA stage back to the EX stage to solve data hazard. There are 4 signals in this interface.

- 1. valid_addr: Indicating whether the address of register accessing or memory accessing is valid.
- 2. valid_data: Indicating whether the data of register accessing or memory accessing is valid.
- 3. addr: The address of register accessing or memory accessing. Used to compare with the address to be accessed by the instruction in the ID stage.
- 4. data: The data in register accessing or memory accessing.

Execute

The execute stage is responsible for calculations and sending memory requests to the LSU. This stage consists of an arithmetic and logic unit (ALU), a pair of multi-cycle multiplier and divider, a branch address calculation unit and a load/store address calculation unit.

ALU: The ALU is responsible for additions, subtractions, shifts, data comparisons (for branches and slt instructions), and bit-wise logical operations (AND, OR, XOR). The ALU is fed with the operands as well as the operation type. The logic in ALU is purely combinational.

Multiplier: The multiplier is used for multiplications. It is fed the operands as well as the multiplication type. The start_pulse input of the multiplier is set to 1 for 1 cycle to trigger the multiplication operation. The complete output is set to 1 when the multiplication is done. For multiplications where only the lower 64 bits of the result are needed, the calculation completes in the same cycle the start_pulse is set to 1. For multiplications where the upper 64 bits of the result are needed, the calculation completes in 3 cycles.

Divider: The divider is used for division operations. The divider is fed with the operands as well and the division type. The divider triggers the calculation when start_pulse input is set to 1. The complete output is set to 1 when DIV is done. DIV takes 17 cycles to accomplish a division operation.

The target address of the branch and the address of load/store instructions are calculated by the branch address calculation unit. For a branch instruction, if the branch is taken, a flush signal will be sent to IF and ID to "flush" the

instructions in those stage, and a redirection signal will be sent to IF and the value of PC will change accordingly. For load/store instruction, the memory access request will be sent to D-Cache, so if D-Cache hits, we can the get the memory access result at MA stage in the next cycle.

Interfaces

ex2ma: This interface contains all the data passed from EX to MA. It works on a valid/ready handshake. There are 6 signals in this interface.

- 1. pc: The PC of the instruction.
- 2. inst: The instruction data.
- 3. ex_out: The result of EX's calculation.
- 4. rd_addr: The address of destination register 1, if any.
- 5. csr_addr: The address of csr register, if any.
- 6. is rvc: Whether this instruction is RVC.

ex2dc: This is the interface between EX and D-Cache, used for sending memory requests. It uses a valid/ready handshake. There are 5 signals in this interface.

- 1. rw: 1 if the request is a write, 0 if it is a read.
- 2. mask: The byte mask for Store operation.
- 3. addr: The memory request address.
- 4. wdata: The write data of the memory request.
- 5. width: The width of the operand of Load/Store operation.

Memory Access

This stage is responsible for receiving memory responses from D-Cache, interfacing with rrv_csr (CSR), sending redirection requests to IF in certain cases, and committing instructions and writing data to Register Files.

For load and store instructions, MA will receive memory responses from D-Cache. Only 1 memory response is accepted per instruction. Loads will respond with the data read from memory, while stores will respond with 0 data. The data will be pushed forward to the ID stage through the bypass network to solve possible data hazard.

For CSR instructions, the MA stage will read and write the CSR Registers.

For fence or those csr operations on the PMP related registers, MA will send a npc signal to the IF stage to release the stall state of the IF, ID and EX stages.

For instructions with destination register and without any exceptions, it is at MA stage that the result will write to the regfile. Regfile writes are synchronous.

2.2. RRV64 15

Interfaces

dc2ma: This interface is the memory response interface between D-Cache and MA. There are 4 signals in this interface.

- 1. rdata: The read data requested by load instructions.
- 2. excp_valid: Signals whether the memory access operation cause an exception (e.g. violated a PMP check).
- 3. excp_cause: Contains the exception cause of the instruction, if any.
- 4. valid: Whether the response is valid.

ma2cs/ma2cs_ctrl: These interfaces are used by MA for sending read/write requests to CSR. The ma2cs_ctrl is for controlling transactions with CSR. In ma2cs_ctrl, there are 3 signals in this interface:

- csr_op: CSR operation type. It can be set to RRV64_CSR_OP_RW (read and write), RRV64_CSR_OP_RS (read and set), RRV64_CSR_OP_RC (read and clear) and CSR_OP_NONE if MA does not have a request to CSR.
- 2. ret_type: Return instruction type (mret or uret). It will be set to RET_TYPE_NONE if the instruction is not either of the ret type instructions mentioned.
- 3. is wfi: Set to 1 if the instruction is a WFI instruction.

For ma2cs, there are 5 signals in this interface:

- 1. pc: PC of the current instruction. Used mainly for exception handling.
- 2. csr_addr: Request CSR address.
- 3. csr_wdata: Data used for do some calculation with data in CSR, the calculation result will be written back to the CSR.
- 4. rs1 addr: rs1 address of the instruction. Used for checking if the CSR operation should be considered a write.
- 5. mem_addr: Memory address of the load or store instruction. Used for updating the MTVAL CSR on load/store PMP exceptions.

ma2irf: This interface is used by MA to send regfile writes to IRF. Writes will be validated using an active high write enable signal. Including the enable signal, there are 3 signals in this interface:

- 1. rd: Write data.
- 2. rd_addr: Regfile write address.
- 3. rd we: Write enable.

Instruction Buffer

The instruction buffer is mainly used to prefetch instructions from L1 Cache. In addition to the instruction requested by the IF, the instruction buffer also fetches the instructions of the next two cache lines. If the execution flow is sequential, or there is a forward jump whose span is less than two cache lines, the instruction buffer will hit and return the instruction data within one cycle since we have already fetch it before. When a branch or jump instruction is taken and the instruction corresponding to the destination address is not currently in instruction buffer, the instruction buffer will be flushed and send a request to ICache.

Loop Buffer

Loop buffer is a high speed D-Cache type memory that is used for holding up to 64 of the most recently fetched instructions. It is maintained by the IF stage of the pipeline. If a branch instruction is taken, we can first check the loop buffer to see if the instruction exists. If the loop buffer hits, the instruction data will be returned to IF within a cycle. If not, the loop buffer will wait for the instruction data be fetched from instruction buffer or L1 Cache and use this instruction to replace the oldest instruction in loop buffer.

Address Translation

To support an operating system, RRV64 features full hardware support for address translation via a Memory Management Unit (MMU). It has separate configurable data and instruction TLBs. The TLBs are fully set-associative memories. On each instruction and data access, they are checked for a valid address translation. If none exists, RRV64's hardware PTW queries the main memory for a valid address translation. The replacement strategy of TLB entries is Pseudo Least Recently Used (LRU).

Both instruction cache and data cache are virtually indexed and physically tagged and fully parametrizable. The address is split into page offset (lower 12 bit) and virtual page number (bit 12 up to 39). The page offset is used to index into the cache while the virtual page number is simultaneously used for address translation through the TLB. In case of a TLB miss the pipeline is stalled until the translation is valid.

Exception Handling

Exceptions can occur throughout the pipeline and are hence linked to a particular instruction. The first exception can occur during instruction fetch when the PTW detects an illegal TLB entry or the address is not aligned. During decoding, exceptions can occur when the decoder detects an illegal instruction. As soon as an exception has occurred, the corresponding instruction is marked and auxiliary information is saved. Such excepting instruction will be handled by the exception handler at the MA stage.

Interrupts are asynchronous exceptions, in RRV64, they are synchronized to a particular instruction. Like exception, the interrupt signal will be processed in the MA stage.

Privileged Extensions

The privileged specification defines more CSRs governing the execution mode of the hart. The base supervisor ISA defines an additional interrupt stack for supervisor mode interrupts as well as a restricted view of machine mode CSRs. Accesses to these registers are restricted to the same or a higher privilege level.

CSR accesses are executed in the MA stage. Furthermore, a CSR access can have side-effects on subsequent instructions which are already in the pipeline e.g. altering the address translation infrastructure. This makes it necessary to completely flush the pipeline on such accesses.

2.3 Cache

2.3.1 Cache overview

So far, the RRV64 core is equipped with private L1 instruction & data cache and unified L2 cache, the coherent L1 data cache is in progress.

The overall design of our internal memory hierarchy is illustrated in following blockdiagram.

2.3. Cache 17

Single core




Fig. 2: Fig.1 Single cache system

Multi-core

2.3.2 L1 Cache

L1 Data Cache

As part of the memory hierarchy, the L1 data cache helps cut down memory access time of cpu. In that the L1 D-Cache is private, the cache coherence among multicores is a major problem to settle. The design and implementation of cache coherent scheme and other design details are work in progress.




Fig. 3: Fig.2 Multi-core cache system

2.3. Cache 19

Parameter

The parameter of L1 data cache is as follows:

Cache capacity	Cache line numbers	Cache line capacity	Mapping method
32 KBytes	512	32 Bytes	2-way set associative

L1 Instruction Cache

As part of memory hierarchy, the L1 instruction cache helps cut down the latency of cpu instruction fetching.

The parameter of L1 instruction cache is as follows:

Cache capacity	Cache line numbers	Cache line capacity	Mapping method
8 KBytes	128	32 Bytes	2-way set associative

2.3.3 L2 Cache

Overview

The L2 cache is a 256KB, 4-bank, 4-way set associative shared L2 cache. The latency of L2 cache is 4 cycles at hit. The L2 cache RAM reading and writing processes are pipelined into 4 stages for less RAM access and higher frequency. The L2 cache is designed as a non-blocking cache which can handle hit-under-miss and miss-under-miss using the Missing Status Holding Registers (MSHRs). With non-blocking L2 cache design, memory system can execute out-of-order and more latency can be hidden.

Parameter

The parameter of L1 data cache is as follows:

Cache capacity	Cache line numbers	Cache line capacity	Mapping method
256 KBytes	512	32 Bytes	4-way set associative

L2 cache pipeline

The L2 is designed as 4-stage-pipeline for low power and high frequency. In the first 3 stages, valid, tag, lru, dirty and data RAMs are serially checked, which means some of the RAMs are not needed to be accessed if the information got from previous stages tells the control logic not to.

The Missing Status Holding Registers lie in the stage 4, which has the ability to hold multiple cache missed request to the next level memory, without blocking the whole pipeline. This is a key feature for Out-of-Order memory system.




Fig. 4: Fig.1 L2 cache bank connection




Fig. 5: Fig.2 L2 cache pipeline overview

2.3. Cache 21

2.4 Contributing

We highly appreciate community contributions. If you want to do contribution to the project, please:


- Create your own branch to commit your changes and then open a Pull Request.
- Split large contributions into smaller commits addressing individual changes or bug fixes. Only include one change in per commit.
- Write meaningful commit messages. For more information, please check out the commit guide.
- If asked to modify your changes, do fixup your commits and rebase your branch to maintain a clean history.

2.4.1 Commit guide

- Create your branch to commit your changes and then create a Pull Request.
- Separate subject from body with a blank line.
- Capitalize the subject line.
- Use the present tense ("Add feature" not "Added feature").
- Use the body to explain what and why and how.

Component	Description
Pygmy_ES1Y	Pygmy_ES1Y EVB User Guide
Board	
RRV64 Core	RRV64 core used in PicoRio: a 64-bit, single in-order issue, 5-stage-pipeline 64-bit RISC-V
	core.
Graphics	Collection of display pipeline in PicoRio TM . This includes the GPU, display core, and video
	encoder and decoder.
Cache System	Private L1 instruction & data cache and unified L2 cache.
System Control	System control related features and units
IO	Collection of input and output interfaces in PicoRio hardware.

The overall PicoRioTM hardware blockdiagram (future work included):



2.4. Contributing 23

SOFTWARE PROJECTS

This section describes the software projects which PicoRio supports. We put all projects in a dashboard, and list out the current developing status of them.

3.1 Firmware

3.1.1 Debug socket introduction

Debug-socket

Debug-socket is proxy running on host to interact with target, the functionality of debug-socket in software development, as shown in the following picture.




Fig. 1: Fig.1 Socket debug in SW development

According to the riscv-debug specification, if any kernel contains standard debug modules, simply follow the: "RISC-V external debugging support version xxx". For standard debug module:




Figure 2.1: RISC-V Debug System Overview

Fig. 2: Fig.2 RISC-V debug overview

We choose to use a software-based debug socket instead of a standard debug module to implement the debug function, both of which have the same effect and can be used for debugging of the soc. For our debug-socket, see debug-socket connections overview.

Basically, the debug-socket implements basic functions required by gdb, with the help of hardware-provided breakpoint, watchpoint, trace buffer, and many other features.

Debug-socket supported command list

The full-stack debug tool development is under way, you can use the raw debug-socket interface to debug for now. Debug socket offers a big list of commands, however the following commands are the ones used most frequently:

Command	Usage
b0	b0 addr
b1	b1 addr
b2	b2 addr
b3	b3 addr
d0	d0
d1	d1
d2	d2
d3	d3
wp (not supported for now)	wp
bp	bp
С	С
stall	stall
step N	step N
gpr(not supported for now)	gpr
q	q
wb_pc	wb_pc
if_pc	if_pc
minstret	minstret
mstatus	mstatus
mcause	mcause
mepc	mepc
mip	mip
mie	mie
hpmcounter_3~hpmcounter_10	hpmcounter_3 hpmcounter_4 hpmcounter_5 hpmcounter_6 hpmcounter_7 hpmcounter_8 hpmcoun
dump	dump 0x00f00000 0x00f00080 rb/dma
read	read 0x00f00000 rb/dma
write	write 0x00f00008 1 rb/dma
uart1	uart1
gpio	gpio
rtc	rtc
wdt	wdt
i2c0	i2c0

3.1. Firmware 27




Fig. 3: Fig.3 Debug socket connection overview

Classical debug process

When encounter some error in program, you can use debug-socket to debug the program:

1. type 'minstret' twice to analysis if the CPU is stall or not, if the two values of minstret is the same value, the CPU is stalled

```
: minstret
Do Read to Addr 0x1002b0 (minstret), Got Data 0x2409734f
Please enter command: (All Data in HEX no matter 0x is added or not)
: minstret
Do Read to Addr 0x1002b0 (minstret), Got Data 0x240aa177
Please enter command: (All Data in HEX no matter 0x is added or not)
:
```

2. if the CPU is not stalled, type 'wb_pc'

```
: wb_pc
Do Read to Addr 0x100258 (wb_pc), Got Data 0x80009430
Please enter command: (All Data in HEX no matter 0x is added or not)
:
```

3. use 'b0 addr' to set a breakpoint, the program will stop when run into addr

```
: b0 80008e48
add breakpoint0, pc_addr = 0x80008e48
Please enter command: (All Data in HEX no matter 0x is added or not)
:
```

4. then, you can use 'read addr dma' to check some var value

```
: read 800102c4 dma

Do Read to Addr 0x800102c4, Got Data 0x6ffffffff

Please enter command: (All Data in HEX no matter 0x is added or not)

:
```

5. type 'step N' to run N instructions

```
: step 10
pc = 0x80000300
pc = 0x80000304
pc = 0x80000308
pc = 0x8000030c
pc = 0x80000310
pc = 0x80000314
pc = 0x80000318
pc = 0x8000031c
pc = 0x80000320
pc = 0x80000324
Please enter command: (All Data in HEX no matter 0x is added or not)
:
```

6. re-check some var

```
: read 800102c4 dma

Do Read to Addr 0x800102c4, Got Data 0x6ffffffff

Please enter command: (All Data in HEX no matter 0x is added or not)

:
```

3.1. Firmware 29

7. continue to run until run into the breakpoint again

```
: c
Continue
Please enter command: (All Data in HEX no matter 0x is added or not)
:
```

8. disable breakpoint

```
: d0
del hw breakpoint1
Please enter command: (All Data in HEX no matter 0x is added or not)
:
```

9. continue

```
: c
Continue
Please enter command: (All Data in HEX no matter 0x is added or not)
:
```

3.1.2 ES1Y SDK v1.0 Introduction

ES1Y Software Development Kit is used in linux platform at present and it will support much more host OS, e.g. windows later. The SDK provides freertos APIs for customers' application development, what's more, there are some system test demos included in the SDK so as to help the new customers get on hand quickly.

1. Getting start

- In this chapter, we need prepare development environment and know how to make the binary running on ES1Y SoC, and then rvSDK provide straightforward tools for debugging.
 - 1. Init SDK

Follow the README.md file at SDK v1.0 root dir firstly.

- 2. Compile & Run
- Build the gcc toolchain

```
$ cd build
$ make gcc
```

- Build the fesvr & debug proxy

```
$ make fesvr
$ make driver
```

- Build freertos and application code

```
# clean if needed
$ make freertos-clean
$ make freertos
```

- Run vivado to use FPGA as a debug tool, at the same time, run debug proxy

```
# this command only need execute once time in the whole debug_

process

make run-vivado # or shortly 'make rv'
```

- Download and run FreeRTOS firmware through debug proxy

```
$ make run-rtos # or shortly 'make rvt'
# when you finish your debug and want to exit
# use Ctrl+C (that is: input Ctrl+C twice).
```

- You can use this one command below instead of steps above to simplify build process

```
$ make freertos-all
```

One additional command is provided to speed up debuging after edit source code

```
# this command equal to make freertos && make run-rtos
$ make re-comp-run-rtos # or shortly 'make rvrt'
```

- The default code in rvSDK v1.0 will startup two tasks, which one print 'TEST' per second and the other one pri

3. **Debug**

- Console by UART
 - * Please read the other document that introduces usb-uart dongle connection between host & target.
 - * The proper UART baudrate & other configuration is 500000, 8n1 for print debugging.
- Command Line Interface(CLI)
 - $* \ \ There \ are \ some \ limitations \ for \ debugging \ CLI \ in \ rvSDK \ v1.0 \ with \ debug-spi-base.o, \ anyway, \ we \ will$

1. Debug tool startup interface

3.1. Firmware 31

(continued from previous page)

```
serverPort = 8800

Please enter command: (All Data in HEX no matter 0x is → added or not)
:
```

2. read the current pc value

3. read device register

```
: read 80bff8 rb
Do Read to Addr 0x80bff8, Got Data 0xbccb5ade85
Please enter command: (All Data in HEX no matter 0x is_
→added or not)
:
```

4. read memory

```
: read 8000f798 dma

Do Read to Addr 0x8000f798, Got Data 0x20656e6f6420736e

Please enter command: (All Data in HEX no matter 0x is 

→added or not)
:
```

* Reference debug-socket introduction for more debug commands introduction.

2. How to code

- In rvSDKv1/target/src/Demo/pymgy_e/, app_entry.c is main application entry c file, and you should implement rvHalCB_app_entry() within it depend on your requirement.
- By default, run demo program if enable #define APP_SYSTEM_TEST in app_entry.c, otherwise run your program.
- The demo code in this file which supports i2c, gpio and spi flash. (controlled by #define TEST_DEMO_GPIO #define TEST_DEMO_I2C #define TEST_DEMO_SPI_FLASH in target/src/Demo/pymgy_e/hal/config/pygmy_e/system_config.h)
- Anyway, you can implement rvHalCB_app_entry() by your own requirement

3. Programming API

- · Freertos API
 - we can easily get the help from https://www.freertos.org/FreeRTOS-quick-start-guide.html

3.1.3 ES1Y API

OS API

The official FreeRTOS API references can be found here: https://www.freertos.org/a00106.html

UART API

Only support module init and printf functions for now, more functions is under developing.

GPIO API

GPIO API is in the following code snippet

(continues on next page)

3.1. Firmware 33

(continued from previous page)

```
enum RVHAL_gpio_type
   GPIO_PIN_INPUT = 0,
   GPIO_PIN_OUTPUT,
};
enum RVHAL_gpio_int_type
   GPIO_INT_TYPE_LEVEL = 0,
   GPIO_INT_TYPE_EDGE,
};
enum RVHAL_qpio_int_polarity
   GPIO_INT_POLARITY_LOW = 0,
   GPIO_INT_POLARITY_HIGH,
};
* @discussion initialize gpio module.
void ___rvHal_gpio_init(void);
* @discussion initialize gpio pin descriptior.
* @param dqpio qpio descriptor.
* @param pin pin number[0, 31].
* @param type see enum RVHAL_gpio_type.
* @param value if type is GPIO_PIN_OUTPUT, it is [0, 1] by default.
void rvHal_gpio_init( struct gpio_desc *dgpio, unsigned int pin, unsigned int type,
→ unsigned int value );
/*!
* @discussion set gpio pin interrupt attribution.
* @param dgpio gpio descriptor.
* @param level see enum RVHAL_gpio_int_type.
* @param polarity see enum RVHAL_gpio_int_polarity.
* @param irgHandler gpio pin callback handler.
* @param context context param for this gpio pin.
void rvHal_gpio_set_interrupt( struct gpio_desc *dgpio, unsigned int level,
→ unsigned int polarity, void (*irqHandler)(void*), void *context);
* @discussion remove gpio pin interrupt attribution.
* @param dgpio gpio descriptor.
*/
void rvHal_gpio_remove_interrupt( struct gpio_desc *dgpio );
* @discussion gpio pin output level.
* @param dgpio gpio descriptor.
* @param value [0, 1].
*/
void rvHal_gpio_write( struct gpio_desc *dgpio, unsigned int value );
```

(continues on next page)

(continued from previous page)

```
/*!
  * @discussion gpio pin input level.
  * @param dgpio gpio descriptor.
  * @return value [0, 1].
  */
unsigned int rvHal_gpio_read( struct gpio_desc *dgpio );

/*!
  * @discussion toggle gpio pin output level.
  * @param dgpio gpio descriptor.
  */
void rvHal_gpio_toggle( struct gpio_desc *dgpio );
```

Projects	Project Description
Debug	Debug-socket is proxy running on host to interact with target, the functionality of debug-socket in soft-
socket	ware development.
ES1Y	ES1Y SDK v1.0 provides freertos for customers' application development, what's more, there are some
SDK	system test demos included in rvSDK so as to help the new customers get on hand quickly.
ES1Y	Includes OS API, UART API, GPIO API
API	

3.2 V8-RISCV

Welcome to the v8-riscy wiki

This is an on-going project to enhance the RISC-V backend for the V8 JavaScript Engine. The initial port has been upstreamed (https://chromium.googlesource.com/v8/v8.git/). The RISC-V backend is fully functional and is able to run the full test suites as well has common benchmarks, but it still needs improvements for improving performance and adding features. We have established a sustainable porting methodology and development best practices, such that we feel confident to invite broader community participation. We welcome you to join our development effort. Plenty of support is still needed for a complete and high-performing V8 on RISC-V.

This repo will be the community home even though it is now available upstream. This provides us a shared space for developing larger changes here before pushing them upstream, as well as a stable branch that will always work for RISC-V, as upstream may still break the RISC-V port from time to time. For general V8 information, see V8 Dev. The rest of the wiki is specific to the RISC-V V8 backend.

RISC-V ISA specification is found here, and RISC-V standard ABI can be found here.

3.2.1 Getting Started

- Get the source
- Cross-compiled build (running on QEMU/HiFive)
- Simulator build (for developers running on x86)
- Run tests
- Build RPM packages

3.2. V8-RISCV 35

3.2.2 Project Management

- Project roadmap
- · Testing status
- Work groups
- [[Upstream Workflow]]

3.2.3 For Developers

- Setup VSCode
- · How to contribute
- How to debug V8

3.2.4 RISC-V Backend Design Doc

- Understand V8 backend architecture
- · How to add a new instruction
- · How to develop a new backend

3.2.5 Community operation

- · Join our Slack
- Attend our bi-weekly developer Zoom Meeting

| Meeting Info | Description | |-|-| | Next meeting | 17/03/2021 (US) | | Time | every other Wednesdays 5pm PT (Thursdays 9am Beijing Time) | | Meeting ID| 876 4151 0603 | | Passcode | 714793 | | Meeting agenda | Meeting agenda (03/03) | | Last meeting minutes | Meeting minutes (03/03)|

• Content sharing

Project	sDevel-	Project Description	Link
	opment		
	State		
Firmwa	ire	ES1Y Firmware includes Debug socket, ES1Y SDK and ES1Y API.	https://gitlab.
			com/picorio/
			picorio-software
V8		V8 is a commonly used JavaScript engine in popular web browsers. Pico-	https:
		Rio provides support for RISC-V V8.	//github.com/
			v8-riscv/v8/
Chromi	um	Chromium OS is a open-source web browser with strong web applica-	
OS		tion support and rich software ecosystem. This project is RISC-V port of	
		Chromium OS, and is in development.	